

WHAT IS CLAIMED IS:

1. A semiconductor device comprising a silicon substrate, a gate insulating  
5 film formed on said silicon substrate, and a gate electrode formed on said gate  
insulating film, in this order,

wherein said gate insulating film includes an electrically insulating film  
having a high dielectric constant and containing one of metal oxide, metal silicate  
and metal oxide or metal silicate containing nitrogen therein,

10 said gate electrode contains nickel silicide as a primary constituent, and has  
a region through which said gate electrode makes contact with said gate  
insulating film and which has a composition expressed with  $\text{Ni}_x\text{Si}_{1-x}$  ( $0 < X < 1$ ),  
and

15 said X is greater than 0.5 ( $X > 0.5$ ) in said nickel silicide contained in a gate  
electrode formed above a p-channel, and said X is equal to or smaller than 0.5  
( $X \leq 0.5$ ) in said nickel silicide contained in a gate electrode formed above a  
n-channel.

2. A semiconductor device comprising a silicon substrate, a gate insulating  
20 film formed on said silicon substrate, and a gate electrode formed on said gate  
insulating film, in this order,

wherein said gate insulating film includes an electrically insulating film  
having a high dielectric constant and containing one of metal oxide, metal silicate  
and metal oxide or metal silicate containing nitrogen therein,

25 said gate electrode contains platinum silicide as a primary constituent, and  
has a region through which said gate electrode makes contact with said gate  
insulating film and which has a composition expressed with  $\text{Pt}_x\text{Si}_{1-x}$  ( $0 < X < 1$ ), and

said X is greater than 0.5 ( $X > 0.5$ ) in said platinum silicide contained in a  
gate electrode formed above a p-channel, and said X is equal to or smaller than

0.5 ( $X \leq 0.5$ ) in said platinum silicide contained in a gate electrode formed above a n-channel.

3. A semiconductor device comprising a silicon substrate, a gate insulating film formed on said silicon substrate, and a gate electrode formed on said gate insulating film, in this order,

wherein said gate insulating film includes an electrically insulating film having a high dielectric constant and containing one of metal oxide, metal silicate and metal oxide or metal silicate containing nitrogen therein,

10 said gate electrode contains tantalum silicide as a primary constituent, and has a region through which said gate electrode makes contact with said gate insulating film and which has a composition expressed with  $Ta_xSi_{1-x}$  ( $0 < X < 1$ ), and

15 said X is greater than 0.5 ( $X > 0.5$ ) in said tantalum silicide contained in a gate electrode formed above a p-channel, and said X is equal to or smaller than 0.5 ( $X \leq 0.5$ ) in said tantalum silicide contained in a gate electrode formed above a n-channel.

4. A semiconductor device comprising a silicon substrate, a gate insulating film formed on said silicon substrate, and a gate electrode formed on said gate insulating film, in this order,

wherein said gate insulating film includes an electrically insulating film having a high dielectric constant and containing one of metal oxide, metal silicate and metal oxide or metal silicate containing nitrogen therein,

25 said gate electrode contains titanium silicide as a primary constituent, and has a region through which said gate electrode makes contact with said gate insulating film and which has a composition expressed with  $Ti_xSi_{1-x}$  ( $0 < X < 1$ ), and

said X is greater than 0.5 ( $X > 0.5$ ) in said titanium silicide contained in a gate electrode formed above a p-channel, and said X is equal to or smaller than

0.5 ( $X \leq 0.5$ ) in said titanium silicide contained in a gate electrode formed above a n-channel.

5. A semiconductor device comprising a silicon substrate, a gate insulating film formed on said silicon substrate, and a gate electrode formed on said gate insulating film, in this order,

wherein said gate insulating film includes an electrically insulating film having a high dielectric constant and containing one of metal oxide, metal silicate and metal oxide or metal silicate containing nitrogen therein,

10 said gate electrode contains hafnium silicide as a primary constituent, and has a region through which said gate electrode makes contact with said gate insulating film and which has a composition expressed with  $Hf_xSi_{1-x}$  ( $0 < X < 1$ ), and

15 said X is greater than 0.5 ( $X > 0.5$ ) in said hafnium silicide contained in a gate electrode formed above a p-channel, and said X is equal to or smaller than 0.5 ( $X \leq 0.5$ ) in said hafnium silicide contained in a gate electrode formed above a n-channel.

6. A semiconductor device comprising a silicon substrate, a gate insulating film formed on said silicon substrate, and a gate electrode formed on said gate insulating film, in this order,

wherein said gate insulating film includes an electrically insulating film having a high dielectric constant and containing one of metal oxide, metal silicate and metal oxide or metal silicate containing nitrogen therein,

25 said gate electrode contains cobalt silicide as a primary constituent, and has a region through which said gate electrode makes contact with said gate insulating film and which has a composition expressed with  $CoxSi_{1-x}$  ( $0 < X < 1$ ), and

said X is greater than 0.5 ( $X > 0.5$ ) in said cobalt silicide contained in a gate

electrode formed above a p-channel, and said X is equal to or smaller than 0.5 ( $X \leq 0.5$ ) in said cobalt silicide contained in a gate electrode formed above a n-channel.

5        7. A semiconductor device comprising a silicon substrate, a gate insulating film formed on said silicon substrate, and a gate electrode formed on said gate insulating film, in this order,

wherein said gate insulating film includes an electrically insulating film having a high dielectric constant and containing one of metal oxide, metal silicate  
10 and metal oxide or metal silicate containing nitrogen therein,

said gate electrode contains zirconium silicide as a primary constituent, and has a region through which said gate electrode makes contact with said gate insulating film and which has a composition expressed with  $ZrxSi_{1-x}$  ( $0 < X < 1$ ), and  
said X is greater than 0.5 ( $X > 0.5$ ) in said zirconium silicide contained in a  
15 gate electrode formed above a p-channel, and said X is equal to or smaller than 0.5 ( $X \leq 0.5$ ) in said cobalt zirconium contained in a gate electrode formed above a n-channel.

8. A semiconductor device comprising a silicon substrate, a gate insulating film formed on said silicon substrate, and a gate electrode formed on said gate insulating film, in this order,

wherein said gate insulating film includes an electrically insulating film having a high dielectric constant and containing one of metal oxide, metal silicate and metal oxide or metal silicate containing nitrogen therein,

25        said gate electrode contains vanadium silicide as a primary constituent, and has a region through which said gate electrode makes contact with said gate insulating film and which has a composition expressed with  $VxSi_{1-x}$  ( $0 < X < 1$ ), and  
said X is greater than 0.5 ( $X > 0.5$ ) in said vanadium silicide contained in a gate electrode formed above a p-channel, and said X is equal to or smaller than

0.5 ( $X \leq 0.5$ ) in said cobalt vanadium contained in a gate electrode formed above a n-channel.

9. The semiconductor device as set forth in claim 1, wherein, said gate  
5 electrode contains nickel silicide as a primary constituent, and assuming that a  
region of said nickel silicide making contact with said gate insulating film is  
expressed with  $Ni_xSi_{1-x}$  ( $0 < X < 1$ ), said X is equal to or greater than 0.6 and  
smaller than 1 ( $0.6 \leq X < 1$ ) in said nickel silicide contained in a gate electrode  
formed above a p-channel, and said X is greater than 0 and equal to or smaller  
10 than 0.5 ( $0 < X \leq 0.5$ ) in said nickel silicide contained in a gate electrode formed  
above a n-channel.

10. The semiconductor device as set forth in claim 1, wherein said nickel  
silicide contained in said gate electrode formed above said p-channel contains  
15  $Ni_3Si$  phase as a principal constituent at least in a region through which said  
nickel silicide makes contact with said gate insulating film, and said nickel  
silicide contained in said gate electrode formed above said n-channel contains one  
of  $NiSi$  phase and  $NiSi_2$  phase as a principal constituent at least in a region  
through which said nickel silicide makes contact with said gate insulating film.

20

11. The semiconductor device as set forth in claim 1, wherein said  
electrically insulating film contains one of Hf and Zr.

12. The semiconductor device as set forth in claim 1, further comprising a  
25 layer containing one of Hf and Zr therein between said electrically insulating film  
and said gate electrode.

13. The semiconductor device as set forth in claim 1, wherein said  
electrically insulating film has a multi-layered structure including one of a silicon

oxide film and a silicon nitride film, and one of a Hf-containing layer and a Zr-containing layer.

14. The semiconductor device as set forth in claim 1, wherein said  
5 electrically insulating film contains HfSiON.

15. The semiconductor device as set forth in claim 1, further comprising a HfSiON layer between said electrically insulating film and said gate electrode.

10 16. The semiconductor device as set forth in claim 1, wherein said  
electrically insulating film has a multi-layered structure including one of a silicon  
oxide film and a silicon nitride film, and a HfSiON layer.

15 17. A semiconductor device comprising a silicon substrate, a gate insulating  
film formed on said silicon substrate, and a gate electrode formed on said gate  
insulating film,

wherein at least a region of said gate electrode making contact with said  
gate insulating film is composed of silicide containing Ni<sub>3</sub>Si phase as a principal  
constituent.

20 18. The semiconductor device as set forth in claim 17, wherein said gate  
insulating film includes an electrically insulating film having a high dielectric  
constant and containing one of metal oxide, metal silicate and metal oxide or  
metal silicate containing nitrogen therein,

25 19. The semiconductor device as set forth in claim 18, wherein said  
electrically insulating film contains one of Hf and Zr.

20. The semiconductor device as set forth in claim 18, further comprising

a layer containing one of Hf and Zr therein between said electrically insulating film and said gate electrode.

21. The semiconductor device as set forth in claim 18, wherein said  
5 electrically insulating film has a multi-layered structure including one of a silicon oxide film and a silicon nitride film, and one of a Hf-containing layer and a Zr-containing layer.

22. The semiconductor device as set forth in claim 18, wherein said  
10 electrically insulating film contains HfSiON.

23. The semiconductor device as set forth in claim 18, further comprising a HfSiON layer between said electrically insulating film and said gate electrode.

15 24. The semiconductor device as set forth in claim 18, wherein said electrically insulating film has a multi-layered structure including one of a silicon oxide film and a silicon nitride film, and a HfSiON layer.

25. The semiconductor device as set forth in claim 17, wherein said gate  
20 electrode is included in a p-type MOSFET.

26. A method of fabricating a semiconductor device, comprising:  
depositing poly-silicon (poly-Si) on a gate insulating film and patterning said poly-silicon into a gate electrode having desired dimension;  
25 depositing one of metals selected from Ni, Pt, Ta, Ti, Hf, Co, Zr and V on said gate electrode;  
thermally annealing said gate electrode and said one of metals to entirely turn said gate electrode to silicide of said one of metals; and  
removing a portion of said one of metals which was not turned into said

silicide, by etching,

assuming that said one of metals is expressed with M, and said silicide has a portion through which said silicide makes contact with said gate insulating film and which has a composition expressed with  $M_xSi_{1-x}$  ( $0 < X < 1$ ),

5       wherein said metal M has such a thickness  $t_1$  above a p-channel device that, when poly-silicon and said metal M react with each other to make silicide, a portion of said silicide making contact with said gate insulating film has composition expressed with  $M_xSi_{1-x}$  ( $0.5 < X < 1$ ), and has such a thickness  $t_2$  above a n-channel device that, when poly-silicon and said metal M react with each  
10      other to make silicide, a portion of said silicide making contact with said gate insulating film has composition expressed with  $M_xSi_{1-x}$  ( $0 < X \leq 0.5$ ).

27. A method of fabricating a semiconductor device, comprising:  
      depositing poly-silicon on a gate insulating film and patterning said  
15      poly-silicon into a gate electrode having desired dimension;  
      forming a nickel (Ni) film on said gate electrode;  
      thermally annealing said gate electrode and said nickel film to entirely turn  
      said gate electrode to nickel silicide (NiSi); and  
      removing a portion of said nickel film which was not turned into said nickel  
20      silicide, by etching,

      wherein said nickel film has such a thickness  $t_1$  above a p-channel device that, when poly-silicon and nickel react with each other to make nickel silicide, a portion of said nickel silicide making contact with said gate insulating film has composition expressed with  $Ni_xSi_{1-x}$  ( $0.6 \leq X < 1$ ), and has such a thickness  $t_2$  above a n-channel device that, when poly-silicon and nickel react with each other to make nickel silicide, a portion of said nickel silicide making contact with said gate insulating film has composition expressed with  $Ni_xSi_{1-x}$  ( $0 < X \leq 0.5$ ).

28. A method of fabricating a semiconductor device, comprising:

depositing poly-silicon on a gate insulating film and patterning said poly-silicon into a gate electrode having desired dimension;

forming a nickel (Ni) film on said gate electrode;

thermally annealing said gate electrode and said nickel film to entirely turn

5 said gate electrode to nickel silicide (NiSi); and

removing a portion of said nickel film which was not turned into said nickel silicide, by etching,

wherein said nickel film has such a thickness t1 above a p-channel device that, when poly-silicon and nickel react with each other to make nickel silicide,

10 said nickel silicide has Ni<sub>3</sub>Si phase as a principal constituent, and has such a thickness t2 above a n-channel device that, when poly-silicon and nickel react with each other to make nickel silicide, said nickel silicide has one of NiSi phase and NiSi<sub>2</sub> phase as a principal constituent.

15 29. The method as set forth in claim 28, wherein a ratio of a thickness TNi of said nickel film to a thickness TSi of said poly-silicon is defined as  $TNi/TSi \geq 1.60$  to form said gate electrode including Ni<sub>3</sub>Si phase as a principal constituent.

30. The method as set forth in claim 28, wherein a ratio of a thickness TNi of said nickel film to a thickness TSi of said poly-silicon is defined as  $0.55 \leq TNi/TSi \leq 0.95$  to form said gate electrode including NiSi phase as a principal constituent.

31. The method as set forth in claim 28, wherein a ratio of a thickness TNi of said nickel film to a thickness TSi of said poly-silicon is defined as  $0.28 \leq TNi/TSi \leq 0.54$ , and said gate electrode and said nickel film are thermally annealed at 650 degrees centigrade or higher to form said gate electrode including NiSi<sub>2</sub> phase as a principal constituent.

32. The method as set forth in claim 26, wherein the step of depositing said metal M comprises:

after forming said metal M or said nickel film above a n-channel device or a p-channel device by the thickness of t<sub>2</sub>, forming diffusion-preventing layer which  
5 is stable to said metal M, only above said n-channel device; and

depositing said metal M or forming said nickel film by the thickness of (t<sub>1</sub> - t<sub>2</sub>).

33. The method as set forth in claim 32, wherein said diffusion-preventing  
10 layer can be etched in selected areas relative to silicide of said metal M.

34. The method as set forth in claim 32, wherein said diffusion-preventing layer contains one of TiN and TaN as a primary constituent.

15 35. The method as set forth in claim 26, wherein said gate electrode and said metal M or said nickel film are thermally annealed for silicidation at such a temperature that a resistance of metal silicide formed in a diffusion contact region of said semiconductor device is not increased.

20 36. A method of fabricating a semiconductor device, comprising:  
depositing poly-silicon on a gate insulating film and patterning said poly-silicon into a gate electrode having desired dimension;  
forming a nickel (Ni) film on said gate electrode;  
thermally annealing said gate electrode and said nickel film to entirely turn  
25 said gate electrode to nickel silicide (NiSi); and  
removing a portion of said nickel film which was not turned into said nickel silicide, by etching,  
wherein a ratio of a thickness TNi of said nickel film to a thickness TSi of said poly-silicon is defined as  $1.60 \leq TNi/TSi$ .